An Investigation of the Proximity Effect of Millimeter-Wave MMICs in Flip-Chip Configuration by Nagy, Oliver et al.
An Investigation of the Proximity Effect of
Millimeter-Wave MMICs in Flip-Chip Configuration
Oliver Nagy1, Patric Heide2, Andreas Springer3, Robert Weigel3
1 Siemens AG, Corporate Technology, D-81730 Munich, Germany, email:
oliver.nagy@ieee.org, Phone: ++ 49 89 636 48230, Fax: ++ 49 89 636 46881
2 EPCOS AG, D-81617 Munich, Germany
3 University of Linz, A-4040 Linz, Austria
Abstract    A comparison between flip-chip
mounting of monolithic microwave integrated circuits
(MMICs) in microstrip transmission line technology and
coplanar transmission line technology is presented. The
influence of substrate proximity effects on the electrical
behavior of the MMICs is examined and illustrated in
normalized frequency independent graphs. Based on the
results of this work, the performance of microstrip-
MMICs used in flip-chip configuration can be estimated
as a function of the chosen assembly geometry.
I. INTRODUCTION
Flip-Chip Mounting Technology (FCMT, Fig. 1)
in the millimeter wave range became popular in the
last few years, since it offers significant electrical
performance advantages [1].
Fig. 1. Flip-Chip Mounting Technology.
The common opinion is that MMICs designed in
coplanar transmission line technology (coplanar
waveguide, CPW) have a high compatibility with
flip-chip mounting technology, while microstrip (MS)
MMICs are not compatible. Various studies in the
past have demonstrated design rules for finding the
optimum bump height, distance or shape [2, 3] in
order to minimize the transition loss. In this paper, the
proximity effect corresponding to the distance
between chip and substrate is examined for both
microstrip and coplanar MMICs. A variation of the
distance of the MMIC to the substrate in the FCMT-
process can be realized by choosing different heights
of the bumps.
Fig. 2 shows the distribution of the electrical field
lines in the MS- (left) and CPW- (right) MMIC
FCMT-configuration. The influence of the substrate is
obvious.
Fig. 2. Electrical field of a microstrip and a coplanar
MMIC flip-chip mounted.
II. GENERAL DESCRIPTION OF  ANALYSIS
The narrow gap between the substrate and the
MMIC surface causes an increase of the relative
dielectric constant r and of the characteristic
impedance ZC of the transmission line on the MMIC.
The consequence is an impedance mismatch of the
transistors on the chip and a mismatch at the ports of
the MMIC. This causes an additional insertion loss
and a phase shift induced by the change in r.
Both parameters have been determined with the
commercial 3D-EM simulator Agilent HFSS™ 5.6.
The reference values for the transmission lines
without a substrate influence has been determined
with  the software tool Agilent ADS™ 1.5
LineCalc™.
Realistic values for the bump height are between 10
and 40 µm, higher values give an estimation of the
chip behavior without substrate.
III. BEHAVIOR OF MICROSTRIP MMICS
The microstrip transmission line theory is
thoroughly treated. The known formulas for the
characteristic impedance obtained by different
analysis methods are listed in [4]. To include a
variation of the relative dielectric constant r by the
FCMT (in form of  the distance (d) chip – substrate) a
new function eMS(d,f) is inserted in the general form
of the equation for the characteristic impedance:
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where f is the frequency and f(h,W) is a function of
the height h of the substrate and of the width W of the
microstrip line.
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with: (f) ... phase shift
c ... velocity of light
lm ... mechanical length
f ... frequency
r,eff ... effective permetivity
The r,eff for the MS-line is:
f  [GHz] r,eff
77 8.710
60 8.528
38 8.310
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Fig. 3. eMS as a function of the distance d.
This dependence of eMS(d,f) results in an additive
insertion loss |S21|, calculated in [dB/mm], see Fig.
4, and for the phase shift, Fig. 5, in [°/mm].
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Fig. 4. Additional insertion loss of MS-MMIC.
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Fig. 5. Phase shift (S21) of MS-MMIC.
IV. BEHAVIOR OF COPLANAR MMICS
For the equation of the characteristic impedance the
general form is:
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f(w,g) is a function of the width w of the center
conductor, the gap g to the ground and the MMIC’s
height h. The function eCPW(d,f) is the same as in the
MS case:
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Fig. 6. eCPW as a function of the distance d.
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Fig. 7. Additional insertion loss of CPW-MMIC.
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Fig. 8. Phase shift (S21) of CPW-MMIC.
The equivalent graphs are for eCPW(d,f) Fig. 6, for
the additional insertion loss Fig. 7 and for the phase
shift Fig. 8. r,eff for the CPW line is 6.081.
V. SIMULATION RESULTS
For a comparison of microstrip and coplanar
MMIC behavior, it is advantageous to remove the fre-
quency dependence in the previous equations. Fig. 9-
11 show the normalized comparison graphs for both
MS and CPW case, with Fig. 12-14 as the
normalizing coefficients. The figures shown cover the
realistic bump heights from 10 to 40 µm.
The equations (1) and (3) are enlarged to:
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For the case of a MS and CPW chip the equations
for ef(f) ((2) and (3)) have to be enlarged
equivalently.
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Fig. 9. enorm(d) of MS and CPW MMIC.
The graphs in Fig. 9 and Fig. 11 should be the same
for both MMIC types due to the relative dielectric
factor and the phase shift are only dependent of the
position of the substrate. The slight difference
observed is a measure of the computing accuracy, that
is fairly high nevertheless.
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Fig. 10. Normalized additional insertion loss
|S21|norm(d).
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Fig. 11. Normalized phase shift (S21)norm(d).
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Fig. 12. Normalizing coefficient ef(f).
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Fig. 13. Normalizing coefficient |S21|f(f).
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Fig. 14. Normalizing coefficient (S21)f(f).
The frequency dependent parameters are obtained
through
     fSdSfdS fnorm ||||,|| 212121  (7)
in [dB/mm] or
     fSdSfdS fnorm ||||,|| 212121  (7a)
in [dB/mm] from the right scale in Fig. 14 and
          fSdSfdS fnorm 212121 ,   (8)
in [°/mm].
With respect to a successful design of flip-chip
circuits these simulations provide a measure for the
minimum bump heights as a function of the accept-
able loss and phase shift. The results can be used as a
design rule. Actual values for the bump height best
suited for a specific MMIC are obtained by
multiplying the readouts of the figures by the chip
length in [mm].
VI. EXPERIMENTAL RESULTS
The experimental verification of the simulated re-
sults is illustrated in Fig. 15. Two samples of the
same MS-MMIC were first measured on chip. After-
wards, these chips were measured flip-chip mounted
in two different configurations, the standard configu-
ration as well as a configuration where the substrate
proximity effect was actually removed by (laser-)
drilling a radiation hole under the MMIC-area. A very
good agreement with the previous graphs is given.
The difference S21| between on chip and flip chip
measurements is the insertion loss of the bumps. This
insertion loss matches the statements in [2] exactly.
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Fig. 15. Measurement with and without substrate
influence.
Photographs of the flip chip mounted MS-MMIC
are shown in Fig. 16.
   
Fig. 16. Top (left) and bottom (right) view of flip chip
(MS-) MMIC.
VII. CONCLUSION
This paper has demonstrated theoretical and prac-
tical results that aid the successful design of flip-chip
modules. Based on the applied theory and the corres-
ponding simulation graphs a designer of a flip-chip
circuit is able to quantitatively estimate the proximity
effect between MMICs (both coplanar and microstrip)
and the substrate. Therefore, this work provides some
novel hints and design rules being required to achieve
high performance flip-chip circuits in terms of inser-
tion loss and phase shift.
VIII. REFERENCES
[1] P. Heide, A. Dabek, "Millimeter-Wave Module
Technologies for Innovative Sensor and Communica-
tion Products", 2000 IEEE Int. Microwave Sympo-
sium, Boston, MA, Proc. Workshop WSK "Micro-
/Millimeter-Wave Transceivers for Mass Production:
Design, Technology, Implementation".
[2] T. Krems, W. Haydl, H. Massler, J. Rudiger,
“Millimeter-Wave Performance of Chip
Interconnections Using Wire Bonding and Flip Chip”,
IEEE MTT-S Digest, pp. 247-50, 1996.
[3] Y.L. Wong, L. Patrison, D. Linton, “Flip Chip
Interconnect Analysis at Millimetre Wave
Frequencies”, IEEE: Piscataway, NJ, USA, 1999, p. 82
–7, iii+163 pp.
[4] K.C. Gupta, R. Garg, I. Bahl, P. Bhartia, “Microstrip
Lines and Slotlines”, Artech House, 1996.
